

FIG. 1



FIG. 3A

FIG. 3B


FIG. 3C

FIG. 3D


FIG. 3E

	31	29	28	27	23	22	18	17	13	12	9	8	7	6	4	3	2	1	0
CREG	Z	DST/SRC		BASE R		OFFSET R/UCST5		MODE			R	Y	LD/ST	0	1	S	P		
	3		5	5	5	5	5	5	4						3				


OPERATIONS ON THE .S UNIT




ADDK ON THE .S UNIT




BITFIELD OPERATIONS (IMMEDIATE FORMS) ON THE .S UNIT



MVK AND MVKH ON THE .S UNIT



BCOND DISP ON THE .S UNIT



The diagram illustrates the instruction cycle as a sequence of steps represented by boxes: PC, PS, PW, PR, DP, DC, E1, E2, E3, E4, and E5. These steps are grouped into three phases indicated by arrows above the boxes:

- FETCH** phase includes steps PC, PS, and PW.
- DECODE** phase includes steps PR, DP, and DC.
- EXECUTE** phase includes steps E1, E2, E3, E4, and E5.

 The steps are connected by a continuous horizontal line with arrows pointing from left to right, indicating the flow of the cycle.

PUG.

OFFSET NAME WIDTH																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CREG	Z			DST										SCST10					1											S	P
3 506						1 508						5 502						10 504						1 500							

PIPELINE STAGE	E1	PS	PW	PR	DP	DC	E1
READ	dst						
WRITTEN	dst, PC						
BRANCH TAKEN							X

FIG. 6B




FIG. 9





FIG. 7






FIG. 8